Low-Power Switched-Current Sample-and-Hold Circuit
نویسندگان
چکیده
منابع مشابه
Low-Voltage/Low-Power CMOS For High Precision Sample-and-Hold Circuit
This paper presents a sample-and-hold circuit based on a novel implementation of the bootstrapped low-voltage analog CMOS switch. The heart of this circuit is a new low-voltage and low-stress CMOS clock voltage doubler. Through the use of a dummy switch, the charge injection induced by the bootstrapped switch is greatly reduced resulting in improved sample-and-hold accuracy. Simulation results ...
متن کاملA Voltage-Mode Sample and Hold Circuit Based on the Switched Op-Amp Techniques
The design of a simple, fast and accurate sample and hold circuit using a switched op-amp configuration is presented. The unique characteristic of this sample and hold circuit is the cancellation of charge injection effects due to the symmetrical output switched transistors circuit and device configuration. The clock-feed through effect is also reduced by applying the effect of clock pulses to ...
متن کاملLow-Voltage, Low-Distortion and Rail-to-Rail CMOS Sample and Hold Circuit
In this paper, we propose a S/H circuit with the clock boost technique and the input signal tracking technique. The proposed circuit generates the clock with the amplitude of VDD + vin, and the clock is used to control the MOS switch. By applying this circuit to a S/H circuit, we can deal with the rail-to-rail signal with maintainng low distortion. Furthermore, the hold error caused by the char...
متن کاملImproved Switched-Capacitor Interpolators with Reduced Sample-and-Hold Effects
This paper proposes improved switched-capacitor (SC) interpolators using a novel sampling technique which eliminates the undesired distortion due to the sample-and-hold shaping effect at the lower input sampling rate. Such a sampling technique not only leads to a precise analog interpolation, as its digital counterpart does, but also allows to simplify the design procedures and resulting SC cir...
متن کاملSwitched-Current Circuit Design and Simulation
Introduction p1 1 Background p2 a) The EKV MOS Model Formulation and Usage p2 b) The Switched Current Memory Cell Principle p4 2 Tips on selecting simulator parameters for a discrete-time simulation p6 3 Example 1Regulated Cascode Memory Cell (saturated) p6 4 Example 2 SI track-and-hold cell, weak/moderate inversion p8 5 Issues on higher-level modeling p11 6 Conclusions p11 7 References p11
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEJ Transactions on Electronics, Information and Systems
سال: 2000
ISSN: 0385-4221,1348-8155
DOI: 10.1541/ieejeiss1987.120.10_1352